Skip to content

Abhijit Jas

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

15

Venues

7

Active years

1998–2011

Best venue rank

National

Where they publish

Papers

15 indexed papers, newest first.

YearVenueTitleAuthors
2011ETSAVF Analysis Acceleration via Hierarchical Fault Pruning.Michail Maniatakos, Chandra Tirumurti, Abhijit Jas, Yiorgos Makris
2009ICCDImpact analysis of performance faults in modern microprocessors.Naghmeh Karimi, Michail Maniatakos, Chandra Tirumurti, Abhijit Jas, Yiorgos Makris
2009VTSRT-Level Deviation-Based Grading of Functional Test Sequences.Hongxia Fang, Krishnendu Chakrabarty, Abhijit Jas, Srinivas Patil, Chandra Tirumurti
2009VTSInstruction-Level Impact Comparison of RT- vs. Gate-Level Faults in a Modern Microprocessor Controller.Michail Maniatakos, Naghmeh Karimi, Chandra Tirumurti, Abhijit Jas, Yiorgos Makris
2008ASPDACPessimism reduction in coupling-aware static timing analysis using timing and logic filtering.Debasish Das, Kip Killpack, Chandramouli V. Kashyap, Abhijit Jas, Hai Zhou
2008DATEA low-cost concurrent error detection technique for processor control logic.Ramtilak Vemu, Abhijit Jas, Jacob A. Abraham, Srinivas Patil, Rajesh Galivanche
2008ETSFunction-Inherent Code Checking: A New Low Cost On-Line Testing Approach for High Performance Microprocessor Control Logic.Cecilia Metra, Daniele Rossi, Martin Omaa, Abhijit Jas, Rajesh Galivanche
2008ITCOn the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors.Naghmeh Karimi, Michail Maniatakos, Abhijit Jas, Yiorgos Makris
2001ITCTest vector encoding using partial LFSR reseeding.C. V. Krishna, Abhijit Jas, Nur A. Touba
2001VTSHybrid BIST Based on Weighted Pseudo-Random Testing: A New Test Resource Partitioning Scheme.Abhijit Jas, C. V. Krishna, Nur A. Touba
2000VTSVirtual Scan Chains: A Means for Reducing Scan Length in Cores.Abhijit Jas, Bahram Pouya, Nur A. Touba
1999ICCDUsing an Embedded Processor for Efficient Deterministic Testing of Systems-on-a-Chip.Abhijit Jas, Nur A. Touba
1999ISCASConfiguration self-test in FPGA-based reconfigurable systems.W. Quddus, Abhijit Jas, Nur A. Touba
1999VTSScan Vector Compression/Decompression Using Statistical Coding.Abhijit Jas, Jayabrata Ghosh-Dastidar, Nur A. Touba
1998ITCTest vector decompression via cyclical scan chains and its application to testing core-based designs.Abhijit Jas, Nur A. Touba