A low-cost concurrent error detection technique for processor control logic.

Ramtilak Vemu, Abhijit Jas, Jacob A. Abraham, Srinivas Patil, Rajesh Galivanche

Browse the full DATE paper archive.