Skip to content

Glenn Reinman

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

51

Venues

17

Active years

1998–2024

Best venue rank

A*

Where they publish

Papers

51 indexed papers, newest first.

YearVenueTitleAuthors
2024HPCABeaconGNN: Large-Scale GNN Acceleration with Out-of-Order Streaming In-Storage Computing.Yuyue Wang, Xiurui Pan, Yuda An, Jie Zhang, Glenn Reinman
2017HPCASupporting Address Translation for Accelerator-Centric Architectures.Yuchen Hao, Zhenman Fang, Glenn Reinman, Jason Cong
2016DACA quantitative analysis on microarchitectures of modern CPU-FPGA platforms.Young-kyu Choi, Jason Cong, Zhenman Fang, Yuchen Hao, Glenn Reinman, Peng Wei
2015DACOn-chip interconnection network for accelerator-rich architectures.Jason Cong, Michael Gill, Yuchen Hao, Glenn Reinman, Bo Yuan
2015HPCABRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing.Beayna Grigorian, Nazanin Farahpour, Glenn Reinman
2015ICCADPARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration.Jason Cong, Zhenman Fang, Michael Gill, Glenn Reinman
2014DACAccelerator-Rich Architectures: Opportunities and Progresses.Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Karthik Gururaj, Glenn Reinman
2014ICCDAccelerating divergent applications on SIMD architectures using neural networks.Beayna Grigorian, Glenn Reinman
2013ISLPEDComposable accelerator-rich microprocessor enhanced for adaptivity and longevity.Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Hui Huang, Glenn Reinman
2012ASPDACCompilation and architecture support for customized vector instruction extension.Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Hui Huang, Bin Liu, Raghu Prabhakar, Glenn Reinman, Marco Vitanza
2012DACArchitecture support for accelerator-rich CMPs.Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Glenn Reinman
2012DATEDynamically reconfigurable hybrid cache: An energy-efficient last-level cache design.Yu-Ting Chen, Jason Cong, Hui Huang, Bin Liu, Chunyue Liu, Miodrag Potkonjak, Glenn Reinman
2012ISLPEDStatic and dynamic co-optimizations for blocks mapping in hybrid caches.Yu-Ting Chen, Jason Cong, Hui Huang, Chunyue Liu, Raghu Prabhakar, Glenn Reinman
2012ISLPEDCHARM: a composable heterogeneous accelerator-rich microprocessor.Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Glenn Reinman
2012ISLPEDBiN: a buffer-in-NUCA scheme for accelerator-rich CMPs.Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Chunyue Liu, Glenn Reinman
2011ICCDThe DIMM tree architecture: A high bandwidth and scalable memory system.Kanit Therdsteerasukdi, Gyungsu Byun, Jeremy Ir, Glenn Reinman, Jason Cong, M. Frank Chang
2011ISLPEDAn energy-efficient adaptive hybrid cache.Jason Cong, Karthik Gururaj, Hui Huang, Chunyue Liu, Glenn Reinman, Yi Zou
2011MIGImproved Benchmarking for Steering Algorithms.Mubbasir Kapadia, Matthew Wang, Glenn Reinman, Petros Faloutsos
2011SCAScenario Space: Characterizing Coverage, Quality, and Failure of SteeringAlgorithms.Mubbasir Kapadia, Matthew Wang, Shawn Singh, Glenn Reinman, Petros Faloutsos
2010DACACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip.Jason Cong, Chunyue Liu, Glenn Reinman
2009MIGAn Open Framework for Developing, Evaluating, and Sharing Steering Algorithms.Shawn Singh, Mubbasir Kapadia, Petros Faloutsos, Glenn Reinman
2009MOBICOMA scalable micro wireless interconnect structure for CMPs.Suk-Bok Lee, Sai-Wang Tam, Ioannis Pefkianakis, Songwu Lu, M. Frank Chang, Chuanxiong Guo, Glenn Reinman, Chunyi Peng, Mishali Naik, Lixia Zhang, Jason Cong
2009SCASteerBug: an interactive framework for specifying and detecting steering behaviors.Mubbasir Kapadia, Shawn Singh, Brian F. Allen, Glenn Reinman, Petros Faloutsos
2008HPCACMP network-on-chip overlaid with multi-band RF-interconnect.M. Frank Chang, Jason Cong, Adam Kaplan, Mishali Naik, Glenn Reinman, Eran Socher, Sai-Wang Tam
2008ICCADMC-Sim: an efficient simulation tool for MPSoC designs.Jason Cong, Karthik Gururaj, Guoling Han, Adam Kaplan, Mishali Naik, Glenn Reinman
2008MICROPower reduction of CMP communication networks via RF-interconnects.M.-C. Frank Chang, Jason Cong, Adam Kaplan, Chunyue Liu, Mishali Naik, Jagannath Premkumar, Glenn Reinman, Eran Socher, Sai-Wang Tam
2008MIGWatch Out! A Framework for Evaluating Steering Behaviors.Shawn Singh, Mishali Naik, Mubbasir Kapadia, Petros Faloutsos, Glenn Reinman
2007ASPDACMicro-architecture Pipelining Optimization with Throughput-Aware Floorplanning.Yuchun Ma, Zhuoyuan Li, Jason Cong, Xianlong Hong, Glenn Reinman, Sheqin Dong, Qiang Zhou
2007ICCDFine grain 3D integration for microarchitecture design through cube packing exploration.Yongxiang Liu, Yuchun Ma, Eren Kursun, Glenn Reinman, Jason Cong
2007ISCAParallAX: an architecture for real-time physics.Thomas Y. Yeh, Petros Faloutsos, Sanjay J. Patel, Glenn Reinman
2007ISCASReducing Energy of DRAM/Flash Memory System by OS-controlled Data Refresh.Vasily G. Moshnyaga, Hua Vo, Glenn Reinman, Miodrag Potkonjak
2007MICROThe Art of Deception: Adaptive Precision Reduction for Area Efficient Physics Acceleration.Thomas Y. Yeh, Petros Faloutsos, Milos D. Ercegovac, Sanjay J. Patel, Glenn Reinman
2006ASPDACAn automated design flow for 3D microarchitecture evaluation.Jason Cong, Ashok Jagannathan, Yuchun Ma, Glenn Reinman, Jie Wei, Yan Zhang
2006CASESImproving the performance and power efficiency of shared helpers in CMPs.Anahita Shayesteh, Glenn Reinman, Norman P. Jouppi, Timothy Sherwood, Suleyman Sair
2006SIGGRAPHEnabling real-time physics simulation in future interactive entertainment.Thomas Y. Yeh, Petros Faloutsos, Glenn Reinman
2005ASPDACMicroarchitecture evaluation with floorplanning and interconnect pipelining.Ashok Jagannathan, Hannah Honghua Yang, Kris Konigsfeld, Dan Milliron, Mosur Mohan, Michail Romesis, Glenn Reinman, Jason Cong
2005CASESFast and fair: data-stream quality of service.Thomas Y. Yeh, Glenn Reinman
2005FPGAInstruction set extension with shadow registers for configurable processors.Jason Cong, Yiping Fan, Guoling Han, Ashok Jagannathan, Glenn Reinman, Zhiru Zhang
2005ICCDReducing the Energy of Speculative Instruction Schedulers.Yongxiang Liu, Gokhan Memik, Glenn Reinman
2005ICCDReducing the Latency and Area Cost of Core Swapping through Shared Helper Engines.Anahita Shayesteh, Eren Kursun, Timothy Sherwood, Suleyman Sair, Glenn Reinman
2005ICSTornado warning: the perils of selective replay in multithreaded processors.Yongxiang Liu, Anahita Shayesteh, Gokhan Memik, Glenn Reinman
2005ISLPEDUnderstanding the energy efficiency of SMT and CMP with multiclustering.Jason Cong, Ashok Jagannathan, Glenn Reinman, Yuval Tamir
2004ICSScaling the issue window with look-ahead latency prediction.Yongxiang Liu, Anahita Shayesteh, Gokhan Memik, Glenn Reinman
2003DACMicroarchitecture evaluation with physical planning.Jason Cong, Ashok Jagannathan, Glenn Reinman, Michail Romesis
2003HPCAJust Say No: Benefits of Early Cache Miss Determinatio.Gokhan Memik, Glenn Reinman, William H. Mangione-Smith
2003ISLPEDReducing energy and delay using efficient victim caches.Gokhan Memik, Glenn Reinman, William H. Mangione-Smith
1999ISCASelective Value Prediction.Brad Calder, Glenn Reinman, Dean M. Tullsen
1999ISCAA Scalable Front-End Architecture for Fast Instruction Delivery.Glenn Reinman, Todd M. Austin, Brad Calder
1999ICSClassifying load and store instructions for memory renaming.Glenn Reinman, Brad Calder, Dean M. Tullsen, Gary S. Tyson, Todd M. Austin
1999MICROFetch Directed Instruction Prefetching.Glenn Reinman, Brad Calder, Todd M. Austin
1998MICROPredictive Techniques for Aggressive Load Speculation.Glenn Reinman, Brad Calder