Skip to content

Michele Favalli

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

32

Venues

9

Active years

1988–2025

Best venue rank

A

Where they publish

Papers

32 indexed papers, newest first.

YearVenueTitleAuthors
2025DSDAIDA4Edge: Twinning for Excellence in Adaptive Edge Artificial Intelligence.Marko S. Andjelkovic, Rizwan Tariq Syed, Alessandro Veronesi, Fabian Vargas, Markus Ulbricht, Leticia Bolzani Poehls, Milos Krstic, Davide Bertozzi, Edward G. Jones, Oliver Rhodes, Riccardo Zese, Michele Favalli, Alice Bizzarri, Evelina Lamma, Marco Gavanelli, Elena Bellodi, Zoran Peric, Jelena Nikolic, Milan R. Dincic, Aleksandra Jovanovic, Dejan Ciric, Nikola Vucic, Sofija Peric, Jelena Jovanovic, Milica Stojanovic, Tatjana R. Nikolic, Goran Nikolic, Jelena Nedeljkovic, Danijel Dankovic, Emilija Zivanovic, Milos Marjanovic, Sandra Veljkovic, Nikola Mitrovic, Bratislav Predic, Tamara Milovanovic
2024ETSCross-Layer Reliability Analysis of NVDLA Accelerators: Exploring the Configuration Space.Alessandro Veronesi, Alessandro Nazzari, Dario Passarello, Milos Krstic, Michele Favalli, Luca Cassano, Antonio Miele, Davide Bertozzi, Cristiana Bolchini
2022DDECSExploring Software Models for the Resilience Analysis of Deep Learning Accelerators: the NVDLA Case Study.Alessandro Veronesi, Francesco Dall'Occo, Davide Bertozzi, Michele Favalli, Milos Krstic
2018DATEA Boolean model for delay fault testing of emerging digital technologies based on ambipolar devices.Marcello Dalpasso, Davide Bertozzi, Michele Favalli
2011DATEExploiting Network-on-Chip structural redundancy for a cooperative and scalable built-in self-test architecture.Alessandro Strano, Crispn Gmez Requena, Daniele Ludovici, Michele Favalli, Mara Engracia Gmez, Davide Bertozzi
2007DATEInteractive presentation: Pulse propagation for the detection of small delay defects.Michele Favalli, Cecilia Metra
2002DATEAn Evolutionary Approach to the Design of On-Chip Pseudorandom Test Pattern Generators.Michele Favalli, Marcello Dalpasso
2002DATEProblems Due to Open Faults in the Interconnections of Self-Checking Data-Paths.Michele Favalli, Cecilia Metra
2002DATESelf-Checking Scheme for the On-Line Testing of Power Supply Noise.Cecilia Metra, Luca Schiano, Bruno Ricc, Michele Favalli
2001DATEOptimization of error detecting codes for the detection of crosstalk originated errors.Michele Favalli, Cecilia Metra
2001IOLTSSingle Output Distributed Two-Rail Checker with Diagnosing Capabilities for Bus Based Self-Checking Architectures.Michele Favalli, Cecilia Metra
2000DATEVirtual Fault Simulation of Distributed IP-Based Designs.Marcello Dalpasso, Alessandro Bogliolo, Luca Benini, Michele Favalli
2000DATEOn-Line Testing and Diagnosis of Bus Lines with respect to Intermediate Voltage Values.Cecilia Metra, Michele Favalli, Bruno Ricc
1999DATEOn the Design of Self-Checking Functional Units Based on Shannon Circuits.Michele Favalli, Cecilia Metra
1998DATEHighly Testable and Compact 1-out-of-n Code Checker with Single Output.Cecilia Metra, Michele Favalli, Bruno Ricc
1998ITCOn-line detection of logic errors due to crosstalk, delay, and transient faults.Cecilia Metra, Michele Favalli, Bruno Ricc
1997DATETesting scheme for IC's clocks.Michele Favalli, Cecilia Metra
1997ITCOn-Line Testing Scheme for Clock's Faults.Cecilia Metra, Michele Favalli, Bruno Ricc
1997VTSHighly testable and compact single output comparator.Cecilia Metra, Michele Favalli, Bruno Ricc
1996DATEDesign for Testability of Gated-Clock FSMs.Michele Favalli, Luca Benini, Giovanni De Micheli
1996VTSEmbedded two-rail checkers with on-line testing ability.Cecilia Metra, Michele Favalli, Bruno Ricc
1995DATECorrelation between IMarcello Dalpasso, Michele Favalli, Piero Olivo
1995DATEA novel DFT technique for critical bridging faults in CMOS and BiCMOS ICs.Michele Favalli, Bruno Ricc, L. Penza
1995ISLPEDAnalysis of glitch power dissipation in CMOS ICs.Michele Favalli, Luca Benini
1995VTSTest pattern generation for IMarcello Dalpasso, Michele Favalli, Piero Olivo
1993ITCAnalyss of Dynamic Effects of Resistive Bridging Faults in CMOS and BiCMOS Digital ICs.Michele Favalli, Marcello Dalpasso, Piero Olivo, Bruno Ricc
1992ITCParametric Bridging Fault Characterization for the Fault Simulation of Library-Based ICs.Marcello Dalpasso, Michele Favalli, Piero Olivo, Bruno Ricc
1992ITCAnalysis of Steady State Detection of Resistive Bridging Faults in BiCMOS Digital ICs.Michele Favalli, Marcello Dalpasso, Piero Olivo, Bruno Ricc
1992ITCCMOS Checkers with Testable Bridging and Transistor Stuck-on Faults.Cecilia Metra, Michele Favalli, Piero Olivo, Bruno Ricc
1989ICCDImproved testability evaluations in combinational logic networks.Silvia Ercolani, Michele Favalli, Maurizio Damiani, Piero Olivo, Bruno Ricc
1989ITCCMOS Design for Improved IC Testability.Michele Favalli, Piero Olivo, Maurizio Damiani, Bruno Ricc
1988ICCDAliasing errors in signature analysis testing of integrated circuits.Maurizio Damiani, Piero Olivo, Michele Favalli, Bruno Ricc