Skip to content

Nigel P. Topham

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

27

Venues

17

Active years

1985–2023

Best venue rank

A*

Where they publish

Papers

27 indexed papers, newest first.

YearVenueTitleAuthors
2023DATERun-time integrity monitoring of untrustworthy analog front-ends.Heba A. Salem, Nigel P. Topham
2021ETSTrustworthy computing on untrustworthy and Trojan-infected on-chip interconnects.Heba A. Salem, Nigel P. Topham
2019HPCAPoise: Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning.Saumay Dublish, Vijay Nagarajan, Nigel P. Topham
2019VEEMitigating JIT compilation latency in virtual execution environments.Martin Kristien, Tom Spink, Harry Wagstaff, Bjrn Franke, Igor Bhm, Nigel P. Topham
2017ISPASSEvaluating and mitigating bandwidth bottlenecks across the memory hierarchy in GPUs.Saumay Dublish, Vijay Nagarajan, Nigel P. Topham
2015ICRAIntroducing SLAMBench, a performance and accuracy benchmarking methodology for SLAM.Luigi Nardi, Bruno Bodin, M. Zeeshan Zia, John Mawer, Andy Nisbet, Paul H. J. Kelly, Andrew J. Davison, Mikel Lujn, Michael F. P. O'Boyle, Graham D. Riley, Nigel P. Topham, Stephen B. Furber
2013DACEarly partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description.Harry Wagstaff, Miles Gould, Bjrn Franke, Nigel P. Topham
2013ICCDRECAP: Region-Aware Cache Partitioning.Karthik T. Sundararajan, Timothy M. Jones, Nigel P. Topham
2012DATEPredicting best design trade-offs: A case study in processor customization.Marcela Zuluaga, Edwin V. Bonilla, Nigel P. Topham
2012HPCACooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs.Karthik T. Sundararajan, Vasileios Porpodas, Timothy M. Jones, Nigel P. Topham, Bjrn Franke
2011DATEVirtual Manycore platforms: Moving towards 100+ processor cores.Rainer Leupers, Lieven Eeckhout, Grant Martin, Frank Schirrmeister, Nigel P. Topham, Xiaotao Chen
2011MICROSelecting the optimal system: automated design of application-specific systems-on-chip.Oscar Almer, Miles Gould, Bjrn Franke, Nigel P. Topham
2011PLDIGeneralized just-in-time trace compilation using a parallel task farm in a dynamic binary translator.Igor Bhm, Tobias J. K. Edler von Koch, Stephen C. Kyle, Bjrn Franke, Nigel P. Topham
2007AINASynthetic Trace-Driven Simulation of Cache Memory.Rahman Hassan, Antony Harris, Nigel P. Topham, Aristides Efthymiou
2003ICASSPHigh performance IDCT realization using complex arithmetic.Kar-Lik Wong, Nigel P. Topham
2002ICASSPOneDSP: A unifying DSP architecture for Systems-on-a-Chip.Kar-Lik Wong, Nigel P. Topham
2000ISCAMultiple-banked register file architectures.Jos-Lorenzo Cruz, Antonio Gonzlez, Mateo Valero, Nigel P. Topham
1999HPCADistributed Modulo Scheduling.Marcio Merino Fernandes, Josep Llosa, Nigel P. Topham
1998WCAEExperiencing quantitative computer architecture.Nigel P. Topham
1997EuroParAllocating Lifetimes to Queues in Software Pipelined Architectures.Marcio Merino Fernandes, Josep Llosa, Nigel P. Topham
1997EuroParA Limitation Study into Access Decoupling.Graham P. Jones, Nigel P. Topham
1997ICSEliminating Cache Conflict Misses through XOR-Based Placement Functions.Antonio Gonzlez, Mateo Valero, Nigel P. Topham, Joan-Manuel Parcerisa
1997MICROA Comparison of Data Prefetching on an Access Decoupled and Superscalar Machine.Graham P. Jones, Nigel P. Topham
1997MICROThe Design and Performance of a Conflict-Avoiding Cache.Nigel P. Topham, Antonio Gonzlez, Jos Gonzlez
1995SCCompiling and Optimizing for Decoupled Architectures.Nigel P. Topham, Alasdair Rawsthorne, Callum McLean, Muriel Mewissen, Peter L. Bird
1993ICSThe Effectiveness of Decoupling.Peter L. Bird, Alasdair Rawsthorne, Nigel P. Topham
1985ISCAMU6V: A Parallel Vector Processing System.Roland N. Ibbett, P. C. Capon, Nigel P. Topham