Skip to content

Sherief Reda

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

78

Venues

21

Active years

2000–2026

Best venue rank

A*

Where they publish

Papers

78 indexed papers, newest first.

YearVenueTitleAuthors
2026WACVRobuMTL: Enhancing Multi-Task Learning Robustness Against Weather Conditions.Tasneem Shaffee, Sherief Reda
2025ASPDACMetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs.Manar Abdelatty, Jingxiao Ma, Sherief Reda
2025DACFF-INT8: Efficient Forward-Forward DNN Training on Edge Devices with INT8 Precision.Jingxiao Ma, Priyadarshini Panda, Sherief Reda
2025DATEFast Machine Learning Based Prediction for Temperature Simulation Using Compact Models.Mohammadamin Hajikhodaverdian, Sherief Reda, Ayse K. Coskun
2024AIESPoliTune: Analyzing the Impact of Data Selection and Fine-Tuning on Economic and Political Biases in Large Language Models.Ahmed Agiza, Mohamed Mostagir, Sherief Reda
2024CVPRMTLoRA: A Low-Rank Adaptation Approach for Efficient Multi-Task Learning.Ahmed Agiza, Marina Neseem, Sherief Reda
2024CVPRPikeLPN: Mitigating Overlooked Inefficiencies of Low-Precision Neural Networks.Marina Neseem, Conor McCullough, Randy Hsin, Chas Leichner, Shan Li, In Suk Chong, Andrew G. Howard, Lukasz Lew, Sherief Reda, Ville-Mikko Rautio, Daniele Moro
2023ASPDACRUCA: RUntime Configurable Approximate Circuits with Self-Correcting Capability.Jingxiao Ma, Sherief Reda
2023CVPRAdaMTL: Adaptive Input-dependent Inference for Efficient Multi-Task Learning.Marina Neseem, Ahmed Agiza, Sherief Reda
2023ICCADGraPhSyM: Graph Physical Synthesis Model.Ahmed Agiza, Rajarshi Roy, Teodor-Dumitru Ene, Saad Godil, Sherief Reda, Bryan Catanzaro
2023ISLPEDWeNet: Configurable Neural Network with Dynamic Weight-Enabling for Efficient Inference.Jingxiao Ma, Sherief Reda
2022ISPASSARBench: Augmented Reality Benchmark For Mobile Devices.Sofiane Chetoui, Rahul Shahi, Seif Abdelaziz, Abhinav Golas, Farrukh Hijaz, Sherief Reda
2021ASPDACBatchSizer: Power-Performance Trade-off for DNN Inference.Seyed Morteza Nabavinejad, Sherief Reda, Masoumeh Ebrahimi
2021DATEWorkload- and User-aware Battery Lifetime Management for Mobile SoCs.Sofiane Chetoui, Sherief Reda
2021DATECharacterizing and Optimizing EDA Flows for the Cloud.Abdelrahman Hosny, Sherief Reda
2021ICCADAdaCon: Adaptive Context-Aware Object Detection for Resource-Constrained Embedded Devices.Marina Neseem, Sherief Reda
2020ASPDACDRiLLS: Deep Reinforcement Learning for Logic Synthesis.Abdelrahman Hosny, Soheil Hashemi, Mohamed Shalan, Sherief Reda
2020CCGRIDApproxDNN: Incentivizing DNN Approximation in Cloud.Seyed Morteza Nabavinejad, Lena Mashayekhy, Sherief Reda
2020DACAdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices.Marina Neseem, Jon Nelson, Sherief Reda
2020DATEA Learning-Based Thermal Simulation Framework for Emerging Two-Phase Cooling Technologies.Zihao Yuan, Geoffrey Vaartstra, Prachi Shukla, Zhengmao Lu, Evelyn Wang, Sherief Reda, Ayse K. Coskun
2019DACToward an Open-Source Digital Flow: First Learnings from the OpenROAD Project.Tutu Ajayi, Vidya A. Chhabria, Mateus Fogaa, Soheil Hashemi, Abdelrahman Hosny, Andrew B. Kahng, Minsoo Kim, Jeongsup Lee, Uday Mallappa, Marina Neseem, Geraldo Pradipta, Sherief Reda, Mehdi Saligane, Sachin S. Sapatnekar, Carl Sechen, Mohamed Shalan, William Swartz, Lutong Wang, Zhehong Wang, Mingyu Woo, Bangqi Xu
2019DATEGeneralized Matrix Factorization Techniques for Approximate Logic Synthesis.Soheil Hashemi, Sherief Reda
2019ISLPEDModeling and Optimization of Chip Cooling with Two-Phase Vapor Chambers.Zihao Yuan, Geoffrey Vaartstra, Prachi Shukla, Sherief Reda, Evelyn Wang, Ayse K. Coskun
2018DACBLASYS: approximate logic synthesis using boolean matrix factorization.Soheil Hashemi, Hokchhay Tann, Sherief Reda
2018DATEApproximate computing for biometrie security systems: A case study on iris scanning.Soheil Hashemi, Hokchhay Tann, Francesco Buttafuoco, Sherief Reda
2018DATEQoR-aware power capping for approximate big data processing.Seyed Morteza Nabavinejad, Xin Zhan, Reza Azimi, Maziar Goudarzi, Sherief Reda
2018ISITComputing with Chemicals: Perceptrons Using Mixtures of Small Molecules.Christopher Rose, Sherief Reda, Brenda M. Rubenstein, Jacob K. Rosenstein
2017CLUSTERUnderstanding the Role of GPGPU-Accelerated SoC-Based ARM Clusters.Reza Azimi, Tyler Fox, Sherief Reda
2017DACHardware-Software Codesign of Accurate, Multiplier-free Deep Neural Networks.Hokchhay Tann, Soheil Hashemi, R. Iris Bahar, Sherief Reda
2017DATEUnderstanding the impact of precision quantization on the accuracy and energy of neural networks.Soheil Hashemi, Nicholas Anthony, Hokchhay Tann, R. Iris Bahar, Sherief Reda
2017DATEBlind identification of power sources in processors.Sherief Reda, Adel Belouchrani
2017HPCAFast Decentralized Power Capping for Server Clusters.Reza Azimi, Masoud Badiei, Xin Zhan, Na Li, Sherief Reda
2017ICCDLACore: A Supercomputing-Like Linear Algebra Accelerator for SoC-Based Designs.Samuel Steffl, Sherief Reda
2016CCGRIDDiBA: Distributed Power Budget Allocation for Large-Scale Computing Clusters.Masoud Badiei, Xin Zhan, Reza Azimi, Sherief Reda, Na Li
2016CCGRIDCreating Soft Heterogeneity in Clusters Through Firmware Re-configuration.Xin Zhan, Mohammed Shoaib, Sherief Reda
2016DACA low-power dynamic divider for approximate applications.Soheil Hashemi, R. Iris Bahar, Sherief Reda
2016FPLHardware acceleration of feature detection and description algorithms on low-power embedded platforms.Onur Ulusel, Christopher B. Picardo, Christopher B. Harris, Sherief Reda, R. Iris Bahar
2015ICCADDRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications.Soheil Hashemi, R. Iris Bahar, Sherief Reda
2015ISLPEDMaking sense of thermoelectrics for processor thermal management and energy harvesting.Sriram Jayakumar, Sherief Reda
2014DATEABACUS: A technique for automated behavioral synthesis of approximate computing circuits.Kumud Nepal, Yueting Li, R. Iris Bahar, Sherief Reda
2014ISLPEDThermal-aware layout planning for heterogeneous datacenters.Reza Azimi, Xin Zhan, Sherief Reda
2013DACHigh-throughput TSV testing and characterization for 3D integration using thermal mapping.Kapil Dev, Gary L. Woods, Sherief Reda
2013DACTechniques for energy-efficient power budgeting in data centers.Xin Zhan, Sherief Reda
2013DATEHigh-sensitivity hardware trojan detection using multimodal characterization.Kangqiao Hu, Abdullah Nazma Nowroz, Sherief Reda, Farinaz Koushanfar
2013DATEMitigating dark-silicon problems using superlattice-based thermoelectric coolers.Francesco Paterna, Sherief Reda
2013ISLPEDPower mapping and modeling of multi-core processors.Kapil Dev, Abdullah Nazma Nowroz, Sherief Reda
2013ISLPEDvCap: Adaptive power capping for virtualized servers.Can Hankendi, Sherief Reda, Ayse K. Coskun
2012FCCMFast Multi-Objective Algorithmic Design Co-Exploration for FPGA-based Accelerators.Kumud Nepal, Onur Ulusel, R. Iris Bahar, Sherief Reda
2011DACImproved post-silicon power modeling using AC lock-in techniques.Abdullah Nazma Nowroz, Gary L. Woods, Sherief Reda
2011FPGAThermal and power characterization of field-programmable gate arrays.Abdullah Nazma Nowroz, Sherief Reda
2011ICCADIdentifying the optimal energy-efficient operating points of parallel workloads.Ryan Cochran, Can Hankendi, Ayse K. Coskun, Sherief Reda
2011MICROPack & Cap: adaptive DVFS and thread packing under power caps.Ryan Cochran, Can Hankendi, Ayse K. Coskun, Sherief Reda
2010DACConsistent runtime thermal prediction and control through workload phase detection.Ryan Cochran, Sherief Reda
2010DACThermal monitoring of real processors: techniques for sensor allocation and full characterization.Abdullah Nazma Nowroz, Ryan Cochran, Sherief Reda
2010ISLPEDPost-silicon power characterization using thermal infrared emissions.Ryan Cochran, Abdullah Nazma Nowroz, Sherief Reda
2009DACSpectral techniques for high-resolution thermal characterization with limited sensor data.Ryan Cochran, Sherief Reda
2009DATEAnalyzing the impact of process variations on parametric measurements: Novel models and applications.Sherief Reda, Sani R. Nassif
2009FPGAHigh-performance, cost-effective heterogeneous 3D FPGA architectures.Roto Le, Sherief Reda, R. Iris Bahar
2009ISLPEDReducing the leakage and timing variability of 2D ICcs using 3D ICs.Sherief Reda, Aung Si, R. Iris Bahar
2008ASPDACWithin-die process variations: How accurately can they be statistically modeled?Brendan Hargreaves, Henrik Hult, Sherief Reda
2008ICCDFrequency and voltage planning for multi-core processors under thermal constraints.Michael Kadin, Sherief Reda
2008ISLPEDFrequency planning for multi-core processors under thermal constraints.Michael Kadin, Sherief Reda
2007ICCADStrategies for improving the parametric yield and profits of 3D ICs.Cesare Ferri, Sherief Reda, R. Iris Bahar
2007ICCDHardware libraries: An architecture for economic acceleration in soft multi-core environments.David Meisner, Sherief Reda
2005DACPower-aware placement.Yongseok Cheon, Pei-Hsin Ho, Andrew B. Kahng, Sherief Reda, Qinke Wang
2005ICCADIntrinsic shortest path length: a new, accurate a priori wirelength estimator.Andrew B. Kahng, Sherief Reda
2005ICCADArchitecture and details of a high quality, large-scale analytical placer.Andrew B. Kahng, Sherief Reda, Qinke Wang
2004ASPDACCombinatorial group testing methods for the BIST diagnosis problem.Andrew B. Kahng, Sherief Reda
2004DACPlacement feedback: a concept and method for better min-cut placements.Andrew B. Kahng, Sherief Reda
2004DATEBoosting: Min-Cut Placement with Improved Signal Delay.Andrew B. Kahng, Igor L. Markov, Sherief Reda
2003ICCADEvaluation of Placement Techniques for DNA Probe Array Layout.Andrew B. Kahng, Ion I. Mandoiu, Sherief Reda, Xu Xu, Alexander Zelikovsky
2003ICCDDesign Flow Enhancements for DNA Arrays.Andrew B. Kahng, Ion I. Mandoiu, Sherief Reda, Xu Xu, Alexander Zelikovsky
2003RECOMBEngineering a scalable placement heuristic for DNA probe arrays.Andrew B. Kahng, Ion I. Mandoiu, Pavel A. Pevzner, Sherief Reda, Alexander Zelikovsky
2002DATEReducing Test Application Time Through Test Data Mutation Encoding.Sherief Reda, Alex Orailoglu
2002WABIBorder Length Minimization in DNA Array Design.Andrew B. Kahng, Ion I. Mandoiu, Pavel A. Pevzner, Sherief Reda, Alexander Zelikovsky
2001DATECombinational equivalence checking using Boolean satisfiability and binary decision diagrams.Sherief Reda, Ashraf Salem
2001ISCASOn the use of don't cares during symbolic reachability analysis.Sherief Reda, Ayman Wahba, Ashraf Salem, Dominique Borrione, M. Ghonaimy
2000ISCASM-CHECK: a multiple engine combinational equivalence checker.Sherief Reda, Ayman Wahba, Ashraf Salem