Processor and DRAM integration by TSV-based 3-D stacking for power-aware SOCs.

Shin-Shiun Chen, Chun-Kai Hsu, Hsiu-Chuan Shih, Jen-Chieh Yeh, Cheng-Wen Wu

Browse the full ASPDAC paper archive.