A dual-loop injection-locked PLL with all-digital background calibration system for on-chip clock generation.

Wei Deng, Ahmed Musa, Teerachot Siriburanon, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa

Browse the full ASPDAC paper archive.