A novel CLB architecture and circuit packing algorithm for logic-area reduction in SRAM-based FPGAs.

Vivek Garg, Vikram Chandrasekhar, Milagros Sashiknth, V. Kamakoti

Browse the full ASPDAC paper archive.