Layer minimization in escape routing for staggered-pin-array PCBs.

Yuan-Kai Ho, Xin-Wei Shih, Yao-Wen Chang, Chung-Kuan Cheng

Browse the full ASPDAC paper archive.