Behavioral synthesis with activating unused flip-flops for reducing glitch power in FPGA.

Cheng-Tao Hsieh, Jason Cong, Zhiru Zhang, Shih-Chieh Chang

Browse the full ASPDAC paper archive.