Systematic architecture exploration based on optimistic cycle estimation for low energy embedded processors.

Ittetsu Taniguchi, Murali Jayapala, Praveen Raghavan, Francky Catthoor, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai

Browse the full ASPDAC paper archive.