Low power clock buffer planning methodology in F-D placement for large scale circuit design.

Yanfeng Wang, Qiang Zhou, Yici Cai, Jiang Hu, Xianlong Hong, Jinian Bian

Browse the full ASPDAC paper archive.