Robust Clock Tree Synthesis with timing yield optimization for 3D-ICs.

Jae-Seok Yang, Jiwoo Pak, Xin Zhao, Sung Kyu Lim, David Z. Pan

Browse the full ASPDAC paper archive.