Skip to content

Non-Scan Design-for-Testability Techniques for Sequential Circuits.

Vivek Chickermane, Elizabeth M. Rudnick, Prithviraj Banerjee, Janak H. Patel

VenueA*DAC
Year1993
ProceedingsDAC

Browse the full DAC paper archive.