Navigating registers in placement for clock network minimization.

Yongqiang Lu, Cliff C. N. Sze, Xianlong Hong, Qiang Zhou, Yici Cai, Liang Huang, Jiang Hu

Browse the full DAC paper archive.