SoC Symbolic Simulation: a case study on delay fault testing.

Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, Paolo Bernardi

Browse the full DDECS paper archive.