Defect-Oriented Test- and Layout-Generation for Standard-Cell ASIC Designs.

Joachim Sudbrock, Jaan Raik, Raimund Ubar, Wieslaw Kuzmicz, Witold A. Pleskacz

Browse the full DSD paper archive.