An integrated flow for the design of hardened circuits on SRAM-based FPGAs.

Cristiana Bolchini, Antonio Miele, Chiara Sandionigi, Niccol Battezzati, Luca Sterpone, Massimo Violante

Browse the full ETS paper archive.