A low-cost and scalable test architecture for multi-core chips.

Chun-Chuan Chi, Cheng-Wen Wu, Jin-Fu Li

Browse the full ETS paper archive.