A design methodology to realize delay testable controllers using state transition information.

Tsuyoshi Iwagaki, Satoshi Ohtake, Hideo Fujiwara

Browse the full ETS paper archive.