Bandwidth-aware test compression logic for SoC designs.

Jakub Janicki, Jerzy Tyszer, Grzegorz Mrugalski, Janusz Rajski

Browse the full ETS paper archive.