A scalable BIST architecture for delay faults.

Martin Keim, Ilia Polian, Harry Hengster, Bernd Becker

Browse the full ETS paper archive.