Multiple errors produced by single upsets in FPGA configuration memory: a possible solution.

Matteo Sonza Reorda, Luca Sterpone, Massimo Violante

Browse the full ETS paper archive.