Application of local design-for-reliability techniques for reducing wear-out degradation of CMOS combinational logic circuits.

Xiangdong Xuan, Abhijit Chatterjee, Adit D. Singh

Browse the full ETS paper archive.