A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation.

Sameh W. Asaad, Ralph Bellofatto, Bernard Brezzo, Chuck Haymes, Mohit Kapur, Benjamin D. Parker, Thomas Roewer, Proshanta Saha, Todd Takken, Jos A. Tierno

Browse the full FPGA paper archive.