120-core microAptiv MIPS Overlay for the Terasic DE5-NET FPGA board.

Chethan Kumar H. B, Prashant Ravi, Gourav Modi, Nachiket Kapre

Browse the full FPGA paper archive.