The effect of post-layout pin permutation on timing.

Yuzheng Ding, Peter Suaris, Nan-Chi Chou

Browse the full FPGA paper archive.