Low power digital design in FPGAs (poster abstract): a study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption.

Andrs D. Garca, Jean-Luc Danger, Wayne P. Burleson

Browse the full FPGA paper archive.