Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
FPGA
/
Paper
Optimizing effective interconnect capacitance for FPGA power reduction.
Safeen Huda
,
Jason Helge Anderson
,
Hirotaka Tamura
Venue
A
FPGA
Year
2014
Proceedings
FPGA
DBLP record
conf/fpga/HudaAT14 ↗
Browse the full
FPGA paper archive
.