Skip to content

Optimizing effective interconnect capacitance for FPGA power reduction.

Safeen Huda, Jason Helge Anderson, Hirotaka Tamura

VenueAFPGA
Year2014
ProceedingsFPGA

Browse the full FPGA paper archive.