Buffer Placement and Sizing for High-Performance Dataflow Circuits.

Lana Josipovic, Shabnam Sheikhha, Andrea Guerrieri, Paolo Ienne, Jordi Cortadella

Browse the full FPGA paper archive.