A novel FPGA logic block for improved arithmetic performance.

Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne

Browse the full FPGA paper archive.