Towards Scheduling of Pipelined Dataflow Graphs in MLIR.

Gabriel Rodriguez-Canal, Nicolas Bohm Agostini, Ankur Limaye, Vito Giovanni Castellana, Joseph B. Manzano, Antonino Tumeo, Maurice Jamieson, Nick Brown

Browse the full FPGA paper archive.