Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs.

Paul Teehan, Guy G. Lemieux, Mark R. Greenstreet

Browse the full FPGA paper archive.