Bit-level optimization for high-level synthesis and FPGA-based acceleration.

Jiyu Zhang, Zhiru Zhang, Sheng Zhou, Mingxing Tan, Xianhua Liu, Xu Cheng, Jason Cong

Browse the full FPGA paper archive.