Balancing WDDL dual-rail logic in a tree-based FPGA to enhance physical security.

Emna Amouri, Shivam Bhasin, Yves Mathieu, Tarik Graba, Jean-Luc Danger, Habib Mehrez

Browse the full FPL paper archive.