Efficient Mapping of Pre-synthesized IP-Cores onto Dynamically Reconfigurable Array Architectures.

Jrgen Becker, Nicolas Liebau, Thilo Pionteck, Manfred Glesner

Browse the full FPL paper archive.