A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs.

Abhishek Kumar Jain, Hossein Omidian, Henri Fraisse, Mansimran Benipal, Lisa Liu, Dinesh Gaitonde

Browse the full FPL paper archive.