Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA.

Yufei Ma, Naveen Suda, Yu Cao, Jae-sun Seo, Sarma B. K. Vrudhula

Browse the full FPL paper archive.