Vector FPGA acceleration of 1-D DWT computations using sparse matrix skeletons.

Sidharth Maheshwari, Gourav Modi, Siddhartha, Nachiket Kapre

Browse the full FPL paper archive.