GALS systems prototyping using multiclock FPGAs and asynchronous network-on-chips.

Jerome Quartana, Salim Renane, Arnaud Baixas, Laurent Fesquet, Marc Renaudin

Browse the full FPL paper archive.