Modeling the computational efficiency of 2-D and 3-D silicon processors for early-chip planning.

Matthew Grange, Axel Jantsch, Roshan Weerasekera, Dinesh Pamunuwa

Browse the full ICCAD paper archive.