Skip to content

Efficient path delay test generation based on stuck-at test generation using checker circuitry.

Tsuyoshi Iwagaki, Satoshi Ohtake, Mineo Kaneko, Hideo Fujiwara

VenueAICCAD
Year2007
ProceedingsICCAD

Browse the full ICCAD paper archive.