Skip to content

Mitigating FPGA interconnect soft errors by in-place LUT inversion.

Naifeng Jing, Ju-Yueh Lee, Weifeng He, Zhigang Mao, Lei He

VenueAICCAD
Year2011
ProceedingsICCAD

Browse the full ICCAD paper archive.