Skip to content

A Design Methodology for a Fully Synthesized High Speed DSP Core in a Deep Sub-Micron Technology.

Avinash K. Gautam, Jagdish C. Rao, Karthikeyan Madathil, Vilesh Shah, H. Udayakumar, Amitabh Menon, Subash Chandar G.

VenueCICCD
Year1999
ProceedingsICCD

Browse the full ICCD paper archive.