Load and Logic Co-Optimization for Design of Soft-Error Resistant Nanometer CMOS Circuits.

Yuvraj Singh Dhillon, Abdulkadir Utku Diril, Abhijit Chatterjee, Cecilia Metra

Browse the full IOLTS paper archive.