Gate-level simulation of CMOS circuits using the IDDM model.

Manuel J. Bellido, Jorge Juan-Chico, Paulino Ruiz-de-Clavijo, Antonio J. Acosta, Manuel Valencia-Barrero

Browse the full ISCAS paper archive.