Inertial and degradation delay model for CMOS logic gates.

Jorge Juan-Chico, Paulino Ruiz-de-Clavijo, Manuel J. Bellido, Antonio J. Acosta, Manuel Valencia

Browse the full ISCAS paper archive.