A 1.2V 6.4GHz 181ps 64-bit CD domino adder with DLL measurement technique.

Yu-Shun Wang, Min-Han Hsieh, Chia-Ming Liu, Yi-Chi Wu, Bing-Feng Lin, Hsien-Chen Chiu, Charlie Chung-Ping Chen

Browse the full ISCAS paper archive.