A DFT Technique for Delay Fault Testability and Diagnostics in 32-Bit High Performance CMOS ALUs.

Bhaskar Chatterjee, Manoj Sachdev, Ali Keshavarzi

Browse the full ITC paper archive.